

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/721,874	•	11/26/2003	Takashi Kobayashi	XA-10000	6095	
181	7590	08/28/2006		EXAMINER		
		BRIDGE PC	ERDEM, FAZLI			
1751 PINNA SUITE 500	ACLE DE	ave	ART UNIT	PAPER NUMBER		
MCLEAN,	VA 221	02-3833	2826			
			DATE MAILED: 08/28/2006			

Please find below and/or attached an Office communication concerning this application or proceeding.

<u> </u>		Application	on No.	Applicant(s)	· · · · · · · · · · · · · · · · · · ·		
		10/721,87	4	KOBAYASHI ET AL.			
	Office Action Summary	Examiner		Art Unit			
		Fazli Erder	m	2826			
Period fo	The MAILING DATE of this communicati or Reply	ion appears on the	cover sheet with the co	orrespondence addr	ess		
A SH WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MAIL insions of time may be available under the provisions of 37 SIX (6) MONTHS from the mailing date of this communical period for reply is specified above, the maximum statutor re to reply within the set or extended period for reply will, be reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	ING DATE OF TH CFR 1.136(a). In no eve ation. y period will apply and wil by statute, cause the appli	IIS COMMUNICATION int, however, may a reply be time if expire SIX (6) MONTHS from to become ABANDONED	l. ely filed the mailing date of this com D (35 U.S.C. § 133).			
Status							
2a)□	Responsive to communication(s) filed on This action is FINAL . 2b) Since this application is in condition for a closed in accordance with the practice up	This action is no allowance except	for formal matters, pro		nerits is		
Dispositi	on of Claims						
5)□ 6)፟⊠ 7)፟⊠ 8)□ Applicati	Claim(s) 1,2,4-21 and 23-29 is/are pend 4a) Of the above claim(s) is/are w Claim(s) is/are allowed. Claim(s) 1,2,4,9-11,13,18,20,21,23,28 a Claim(s) 5-8,12,14-17,19 and 24-27 is/a Claim(s) are subject to restriction on Papers The specification is objected to by the Ex	vithdrawn from con and 29 is/are reject are objected to. and/or election re caminer.	nsideration. ted. equirement.				
	The drawing(s) filed on is/are: a)[Applicant may not request that any objection Replacement drawing sheet(s) including the The oath or declaration is objected to by	to the drawing(s) be correction is require	e held in abeyance. See ed if the drawing(s) is obje	37 CFR 1.85(a). ected to. See 37 CFR	- ·		
Priority u	ınder 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-9 nation Disclosure Statement(s) (PTO-1449 or PTO r No(s)/Mail Date		4) Interview Summary (Paper No(s)/Mail Dat 5) Notice of Informal Pa 6) Other:	te	52)		

Application/Control Number: 10/721,874 Page 2

Art Unit: 2826

DETAILED ACTION

Allowable Subject Matter

1. Claims 5-8, 12, 14-17, 19 and 24-27 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1, 2, 4, 9-11, 13, 18, 20, 21, 23, 28 and 29 rejected under 35 U.S.C. 103(a) as being unpatentable over Eitan (6,011,725) in view of Ohba et al. (6,680,505) further in view of Taira et al. (6,410,412)

Regarding Claims 1, 2, 4, 9-11, 13, 18, 20, 21, 23, 28 and 29, Eitan discloses a two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping where in Figs. 1-5, it is disclose a first insulator film 56 formed above a semiconductor substrate 62, silicon nitride dots charge trapping layer 54 formed on the first insulator layer 56, a second insulator film formed on insulating charge trapping layer, a conductive film 50 formed above the second insulator film 52, a channel region formed in semiconductor substrate 62 and disposed between semiconductor source/drain regions 58 and 60. Eitan fails to disclose the required programming structure for the silicon nitride dot structure and the required heights of the

Art Unit: 2826

insulating and the dot/particulate layers. However, Ohba et al. disclose s semiconductor storage element where in Fig. 16, programming is performed by injecting charges from channel region into silicon nitride charge trapping layer consisting of silicon nitride particles/dots 115. Furthermore, Taira et al. disclose methods for fabricating memory devices where in Fig. 13, the insulating layers 6 and 11 have heights greater than the height of the dot/particulate layer 9.

Regarding Claim 2, Figs. 1-5 of Eitan disclose the required programming direction.

Regarding Claim 9, silicon nitride dots charge trapping layer 54 of Eitan is present as a single layer.

It would have been obvious to one of having ordinary skill in the art at the time the invention was made to include the required programming by injection of charges from channel region into silicon nitride charge trapping region and the required height of the insulating and the particle/dot layers in Eitan et al. as taught by Ohba et al. Taira et al. and, in order to have a nonvolatile semiconductor memory cell with increased performance and reliability.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Fazli Erdem whose telephone number is (571) 272-1914. The examiner can normally be reached on M - F 8:00 - 5:00.

Application/Control Number: 10/721,874

Art Unit: 2826

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 4

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

FE

August 18, 2006